

PAGE	TITLE
01	INDEX
02	BLOCK DIAGRAM
03	CLOCKS DIAGRAM
04	POWER DISTRIBUTION DIAGRAM
05	POWER FLOW DIAGRAM
06	STRAP & GPIO
07	POWER SEQUENCE DIAGRAM
08	INTERRUPT & PME DIAGRAM
09	Intel XDP Debugging Connector / DMI debug header
10	MCP- CLK, CTRL, MISC, DEBUG
11	MCP- DDR4 CHANNEL A & B
12	MCP- PCIE, DMI, DDI
13	MCP VCC/VDDDQ
14	MCP- VSS
15	PCH DEBUG PORT
16	DDR4 CHA D0 XIMM3
17	DDR4 CHA D1 XIMM1
18	DDR4 CHB D0 XIMM4
19	DDR4 CHB D1 XIMM2
20	PCH - DMI/ PCIE/ USB2/3
21	PCH - SMBUS/HDA/GPIO
22	PCH - SATA/SPI/GPIO
23	PCH - GPIO/MISC
24	PCH - CLOCK
25	PCH - POWER & GND
26	PCH-PLL FILTER & DECOUPLING
27	PCH-MISC CONN/BEEP/ID
28	LABEL
29	SIO-SCH5555-1
30	SIO-SCH5555-2
31	Intel LAN Clarkville
32	LAN Power & LAN/USB Conn
33	AUDIO 3861
34	AUDIO SPEAKER OUT
35	Slot1:PCIE - x16
36	Slot2:PCI
37	Slot3:PCIE - x4_1
38	Slot4:PCIE - x4_2
39	HDMI
40	DISPLAY PORT 1
41	DISPLAY PORT 2
42	SATA
43	Rear USB3 x4
44	TPM
45	FAN HEADERS
46	PS2 /COM
47	Thermal Sensor
48	SPI EEPROM
49	TBT_HDR/CLINK_HDR
50	Internal USB
51	Pilot Run/LPC Debug/APS
52	Front USB 3.0
53	EMI FEATRUES
54	FRONT IO HEADER
55	FRONT USB2.0
56	PCIE to PCI Bridge
57	NGFF Conn
58	Blank
59	Power sequence
60	Power Conn
61	12V&5V_ Dual
62	5VSB / 3V_SB
63	VDDQ / VTT
64	VPP / 1P0V_AUX
65	3V/5V/5V_DUAL_USB
66	3V_AUX/5V_AUX/3V_PCIAUX
67	SFR / -12V
68	Vcore PWM
69	Vore driver
70	Vcore GT driver
71	VCCIO & VCCSA

Intel Sky Lake Platform

SLK-S CPU / SLK PCH-H

BOM DISTRIBUTION RULE
Frodo, SamWise
(BOM,BOM)

DO NOT DISTRIBUTE

Marking	Description
I	Installed
NI	Not Installed
MP	Production Part ONLY
PROTO	Not For Production Part
CCL	Critical Components List

	Frodo	Samwise
PCH	Q87	Q85


PCB AND SILKSCREEN COLOR		
Program Phase	Color of PCB	Silkscreen
EVT1	RED	YELLOW
EVT2	RED	WHITE
DVT1	LIGHT BLUE	YELLOW
DVT2+	LIGHT BLUE	WHITE
PVT1	GREEN	YELLOW
PVT2+	GREEN	WHITE
MVB / PRODUCTION	GREEN	WHITE

PCA P/N, Scorpion/Spitfire/Toledo	
SCH P/N, Scorpion/Spitfire/Toledo	
PCB P/N, Scorpion/Spitfire/Toledo	





INDEX		
DWG NO	GY SKL/ Farallon MT	Rev A00
Date:	Tuesday, July 07, 2015	Sheet 1 of 71



Farallon MT




Goodyear SKL








Farallon MT




Goodyear SKL





POWER SEQUENCE DIAGRAM

SKL-S Timing Diagram for G3 to S0/M0 [Deep Sx Platform]



SKL-S Timing Diagram for S0/M0 to G3 [Deep Sx Platform]





20140520 Need check Debug port PDG, CRB 0.5 and PDG 0.7 is different

20140519 Follow CRB0.5 and PDG0.7

20140617 Follow CRB0.5

Intel MCP XDP Debug Connector

Need to check.

PREQ# and PRDY# MUST be routed in this order: Debug Port -> CPU -> PCH-H.
place R148,R149 close to CPU

20140520 Follow CRB0.5 and PDG0.7

CRB is dummy R148, R149
PDG is Pop R148, R149

20140520 Follow CRB0.5 and PDG0.7

Note :
VCCST Power Gating (Q1) implemented : XDP_PRESENT# need connect to Q1.G with a inverse logic.

20140617 Follow
CRB0.5




Title
SIO-SCH5555-1

DWG NO
GY SKL/ Farallon MT

Date: Tuesday, July 07, 2015 Sheet 9 of 71



APU - VID.CTRL. MSIC



PEI-E CONFIG TABLE			
CFG5	CFG6	PCI-E CONFIG	
0	0	X8	X4 X4
0	1	RESERVED	
1	0	X8	X8
1	1	X16	

CFG	High	Low	Strap Description
0	NORMAL	STALL	EAR
1	NORMAL	PCHLESS	PCHLESS MODE
2	NORMAL	REVERSE	PEG LANE REVERSAL
3	ENABLE	DISABLE	PHYSICAL DEBUG ENABLE
4	DISABLE	ENABLE	DP PRESENCE
5	DISABLE	ENABLE	PEG0CFGSEL[0]
6	DISABLE	ENABLE	PEG0CFGSEL[1]
7	RESET_N	BIOS REQ	PEG DEFER TRAINING
8	DISABLE	ENABLE	CFG UNLOCK
9	PRESENT	NOT PRESENT	SVID NOT PRESENT
10	ACTIVE	DEACTIVATE	SAFE MODE BOOT
11	DC COUPLED	AC COUPLED	DMI AC COUPLED
12	PMSYNC 2.0	LEGACY	PMSYNC LEGACY
13	SYNC	ASYN	PMSYNC ASYN MODE
14	RESERVED		
15	RESERVED		

ALL PINS HAVE INTERNAL PULL-UPS



Title

CLK/ CTRL/ MISC/DEBUG

DWG NO

GY SKL/ Farallon MT

Date: Tuesday, July 07, 2015

Rev

A00

Sheet 10 of 71



MCP - PCIE,DMI,FDI,DDI

PEG AC Cap Value	
Gen1/Gen2	75nf-265nf
Gen3	180nf-365nf

PEG x16 & DMI - Refer to PDG page45
Breakout
MS = 10/4/4/4/10
DSL = 10/3/3.5/3/10

Main
12/3.5/4.5/3.5/12 (Group)
15/3.5/4.5/3.5/15 (Other)

PEG_RCOMP:
Trace Width = 12 mils
Spacing = 15 mils
Length = 400mils




Processor PCI Express® Compensation Signal Routing Guidelines				
Parameter	Units	Trace width	Trace spacing to other signals	Resistance
PEG_RCOMP	mils	12	15	400
Resistor	ohm			24.9±1%




Title			PCIE/ DMI/ DDI	
DWG NO		GY SKL/ Farallon MT		Rev A00
Date:	Tuesday, July 07, 2015	Sheet	12	of 71

Foxconn Restricted Secret



Intel PCH XDP Debug Connector



20140701 Update connection;
Follow Doc:543611 PDG 0.7




Title
.PCH DEBUG PORT

DWG NO
GY SKL/ Farallon MT

Date: Tuesday, July 07, 2015 Sheet 15 of 71


It is highly recommended to have DMI on surfaced vias (not buried).




USB3 and USB2 port mapping is not clear in PDG.
Have to check again if Intel releases new PDG.










PCH - CLOCK DISTRIBUTION




M2 for Wifi
Intel LAN PHY Jacksonville.
M2 for SSD
For PCIe X16 Slot
PCI EXPRESS x 4 SLOT 3
For PCIe to PCI bridge
PCI EXPRESS x 4 SLOT 4



SKYLAKE Decoupling & filter

FILTER




Power Plane Isolation


Need to update for SLK

Voltage	Interface	PCH Pins sharing power rail
VCC_PCH 1.05V	Core	U26, U25, U23, U21, V26,
	PCIe/SATA/ USB3	T19, T20, P22, P23, P25, P26, P28, P14, P16, P17
	GPIO/LPC	AC12
	FDI	M14
	DIFFCLK	U12, V14 W14 AB2
	SSC	T16, V16 AA16, W16
	USB2	AF19, AF20, AF22, AF23, AP22
PCH 3.3V Standby	SUS	AM33, AN33
	USB2	AH18, AH20, AH22, AJ20, AK20
	AZALIA	AW26
	USB3	P20
	RTC	AP35
PCH 3.3V	CLK	AM7, AM9, AP5, AP7, AR4, AT5, AV4, AW4, AW9, AG12, AK11,
	HVCMOS	AG1
	PCIe	AV3, AW3
	Core	U30, W30
	Fuse	AF26

V1.0A




V1.8A / V3.3A




V1.8A / V1.8S / V3.3S




V3.3A




VCCRTC



V3.3 DSW



VccPGPPA



Title
PCH-PLL FILTER & DECOUPLING


DWG NO
GY SKL/ Farallon MT

Rev
A00

Date: Tuesday, July 07, 2015 Sheet 26 of 71


MB series ID

ID1	ID0	Type
0	0	SFF3
0	1	SFF7
1	0	SFF9
1	1	Farallon




Clear Password

1-2: NORMAL
EMPTY: CLEAR PASSWORD




CLR_CMOS




Jumper	Type
Dummy	Default
Pop	CLR_CMOS

Form Factor ID

ID1	ID0	Type
1	1	MT
1	0	CT
0	1	SFF
0	0	Micro




Chassis Intruder




ME Disable (Flash override)

20100127: Need to check this schematic



BOARD ID

ID1	ID0	Type
1	1	X02
1	0	X01
0	1	X00
0	0	B00/A00




BEEP




Title PCH-8:MISC CONN/BEEP/ID

DWG NO GY SKL/ Farallon MT Rev A00

Date: Tuesday, July 07, 2015 Sheet 27 of 71




20140429 Chaned monitor power for SKYLAKE , MUST double confirm with SMSC



SIO STRAPING

	SPEAKER	
	Diag_En	
PULL HIGH	Disable	
PULL LOW	Enable	

For single Power ONLY



Title

SIO-SCH5555-2

DWG NO	
--------	--

GY SKL/ Farallon MT

A00





Date: Tuesday, July 07, 2015

Sheet 30 of 71

Jacksonville need applied CIS.

Intel Jacksonville

20120214: UL1 need apply HH P/N into CIS




REAR LAN + USB Ports 12 & 13


LED's:
100MHz : OFF
100MHz : Yellow
1GHz : Green

20120528: Dummy RL18


If Dummy LAN LED Control Circuit, RL18 need stuffed



LAN LED-Control-Circuit








LAN POWER





Add RL11 for Intel suggestion.

Change connect to +3V_DUAL, closer QL1






















$\llcorner \llcorner \llcorner$ K_AD[0..31] (56)
 $\llcorner \llcorner \llcorner$ K_CBE#[0..3] (56)

(22) S_PME# $\llcorner \llcorner \llcorner$ RK30 0.5% NI K_PME#















[illegible]

				UV4			
(12)	DPD_LANE_DP0_C	Cv1P	1000F X7R 16V 1	DPD_LANE_DP0	10	1	DPD_LANE_DP0
(12)	DPD_LANE_DP0_C	Cv1P	0000F X7R 16V 1	DPD_LANE_DP0	9	2	DPD_LANE_DP0
			0402			3	
(12)	DPD_LANE_DP1_C	Cv1P	1000F X7R 16V 1	DPD_LANE_DP1	7	4	DPD_LANE_DP1
(12)	DPD_LANE_DP1_C	Cv1P	0000F X7R 16V 1	DPD_LANE_DP1	6	5	DPD_LANE_DP1
			0402			6	
				ACQ28809D01-05_15KV			



Title	
--------------	--

Display Port 2






DWG NO	
--------	--


GY SKL/ Farallon MT














Rev
A00

Date: Tuesday, July 07, 2015 Sheet 41 of 71

DARK BLUE








	
Title	
SATA Conn	
DWG NO	Rev
GY SKL/ Farallon MT A00	
Date: Tuesday, July 07, 2015	Sheet 42 of 71



20140505 ARD0.92: Each pair of USB ports will be current limited to 2.5A

Place ESD Close to Connector




20140505 ARD0.92: Each pair of USB ports will be current limited to 2.5A

20140505 Need check OC arrangement


20140505 Reserved

20140505 Reserved

Nuvoton NPCT650JAAYX




20140515 Co-layout with LPC TPM




20140509 Changed net name to SPI_TPM_CS2#


20140508 Follow Dell D serials design




Decoupling Capacitors




NOTE:
- Place 0.1 uF capacitors as close as possible to the device power pins.
- CF17 is required only for the NPCT620/650.




CPU Fan



SYS Fan for Farallon MT






SYS Fan for Goodyear MLK





DELL INC.

SERIAL A

12V solution









SERIAL B




PS2 KEYBOARD / MOUSE

Change BOM option.




Title COM/PS2	
DWG NO GY SKL/ Farallon MT	Rev A00
Date: Tuesday, July 07, 2015	Sheet 46 of 71

Thermal Header



TBT

Applying the CIS



Title

TBT_HDR

DWG NO


GY SKL/ Farallon MT

Rev

A00



Date: Tuesday, July 07, 2015

Sheet 49 of 71




Place ESD Close to Header

USB2.0



MEDIA2 READER USB HEADER


Ports 6




GY SKL F_USB4 Card reader Black color

DELL INC.	
Title	BLANK
DWG NO	GY SKL/ Farallon MT
Date: Tuesday, July 07, 2015	Rev A00
Sheet 50 of 71	


Power Bottom



Reset Bottom













LPC DEBUG






APS Debug

Desktop		
APS Connector	Pin	Meaning
Pin 1	VccSus3_3	3.3 V Suspend Power Well
Pin 2	SLP_53#	When asserted (0) system is in S3
Pin 3	VccDSW3_3	Used to determine if system is in Deep Sx
Pin 4	VccSus3_3	When off (0) system is in S5
Pin 5	SLP_54#	When asserted (0) system is in S4
Pin 6	SLP_A#	When asserted (0) ME is in Moff
Pin 7	Unused	
Pin 8	GND	Ground
Pin 9	RTCST#	When asserted (0) CMOS is cleared
Pin 10	GND	Ground for RTCST#
Pin 11	PWRBTN#	When asserted (0) Power Button Pushed
Pin 12	GND	Ground for PWRBTN#
Pin 13	SYS_RESET#	When asserted (0) Reset Button Pushed
Pin 14	GND	Ground for SYS_RESET#






EMI CAP




Title	EMI	
DWG NO	GY SKL/ Farallon MT	Rev A00
Date: Tuesday, July 07, 2015	Sheet 53	of 71

GOODYEAR SKL Front_IO Header







FARALLON MT POWER SWITCH Header




20120521: Add QO12, QO14, RN04, RO84, RO86 for Power LED control


If stuffed R084, R086 ; Dummy Q012, Q014, R04



FARALLON MT Front_IO Header



Need modify schematic



YELLOW
TOP_USB




Title	Front Panel
-------	--------------------

DWG NO	GY SKL/ Farallon MT	Rev	A00
--------	----------------------------	-----	------------


Date: Tuesday, July 07, 2015 Sheet 54 of 71


INT USB





Goodyear SKL Front USB

GY SKL F_USB2 Top IO White color










		
Title TBD		
DWG NO	<i>GY SKL/ Farallon MT</i>	Rev A00
Date: 7	Tuesday, July 07, 2015	Sheet 58 of 71

Power Sequence




Vcore Enable




New ATXPWROK




ATX POWER CONNECTOR




For ODD
and HDD



For single Power ONLY




For Multi Power ONLY



Title			<Title>
Size	Document Number	Rev	
B	<Doc>	A00	
Date:	Tuesday, July 07, 2015	Sheet	60 of 71

For Multi Power ONLY
For single Power ONLY



+5VSB Iout=12 A
OCP=24A
Fsw=300KHz

$$V_{out} = 2 * (1 + PR317 / PR321) = 5.08V$$

For single Power ONLY

(23.29,64.66) SLP_SUS#

For Multi Power ONLY


+3V_DUAL

+3P3V_SB/2.0A


$$V_{out} = 0.6 * (1 + PR36 / PR41) = 3.33V$$

File	<Title>		
Size	Document Number	A00	Rev
C	<Doc>		
Date:	Tuesday, July 07, 2015	Sheet 62 of 71	1

Fsw_khz=38000*Vout/Rton_kohm
FSW: 700k


$$V_{but} = 0.8 * (1 + PR_{282}/PR_{287})$$
$$= 2.57V$$


Fsw_khz=38000*Vout/Rton_kohm
FSW: 500k


$$V_{out} = 0.8 * (1 + PR244/PR246) = 1.009V$$


FB 电阻PR246对地PIN与IC AGND 接一起下地，与PGND远离

Title <Title>			
Size C	Document Number <Doc>		Rev A00
Date:	Tuesday, July 07, 2015	Sheet	64 of 71

+5V MAIN




+3V MAIN




For single Power ONLY

+5V DUAL_USB




For single Power ONLY

+5V_DUAL_USB



For Multi Power ONLY

+5V_SMART_USB





Place near NIC_USB

Place near PQ58

Place near NIC_USB




File	<Title>		
Size	Document Number		
C	<Doc>		
Date:	Tuesday, July 07, 2015	Sheet	85 of 71



Title			
<Title>			
Size	Document Number		Rev
B	<Doc>		A00
Date:	Tuesday, July 07, 2015	Sheet	67 of 71

VCORE PHASE1~3

67A TDC / 90A MAX




Intel PDG 0.7: Request 20x22uF


CPU CAVITY

File	<Title>	Rev
Size	Document Number	
C	<Doc>	
Date:	Tuesday, July 07, 2015	Sheet 69 of 71


GT PHASE1~2




35A TDC / 51A MAX




VCCSA



VCCIO



Fsw_khz=38000*Vout/Rton_kohm
 FSW: 530k



FB 电阻PR253,PCP19对地PIN与IC AGND 接一起下地,与PGND远离

File	<Title>
Size	Document Number
C	<Doc>
Date	Tuesday, July 07, 2015
Sheet	71 of 71